

Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) EP 0 768 601 A1

(12) **EUROPEAN PATENT APPLICATION**  
published in accordance with Art. 158(3) EPC

(43) Date of publication:  
16.04.1997 Bulletin 1997/16

(51) Int. Cl.<sup>6</sup>: G06F 9/06, G06F 12/14,  
G09C 1/00

(21) Application number: 96910189.8

(86) International application number:  
PCT/JP96/01051

(22) Date of filing: 18.04.1996

(87) International publication number:  
WO 96/34334 (31.10.1996 Gazette 1996/48)

(84) Designated Contracting States:  
DE ES FR GB IT

(72) Inventor: HIROTANI, Takayuki  
Yokohama-shi, Kanagawa-ken 226 (JP)

(30) Priority: 27.04.1995 JP 104048/95

(74) Representative: Hofstetter, Alfons J., Dr.rer.nat. et  
al  
Strasse & Hofstetter,  
Balanstrasse 55  
81541 München (DE)

(71) Applicant: CASIO COMPUTER COMPANY  
LIMITED  
Shinjuku-ku Tokyo 160 (JP)

(54) **DEVICE FOR EXECUTING ENCIIPHERED PROGRAM**

(57) An encrypted part of the encrypted program loaded in an memory device is received by a one-chip microcomputer and decrypted according to a decrypting program which is stored in advance in an ROM and which cannot be read out to an external bus. The decrypted program is stored in an cache memory, and a cache function inhibition flag is set in a control register in accordance with a storage area of the decrypted pro-

gram in the cache memory. Therefore, the decrypted program is inhibited from being read out to the external bus. The decrypted program is combined with the non-encrypted part of the program stored in the memory device, and the combined program is executed by a CPU. The encrypted program is prevented from being illegally copied.




FIG.1

BEST AVAILABLE COPY

EP 0 768 601 A1

## Description

### Technical Field

The present invention relates to an encrypted program executing apparatus loaded into a computer or the like which has a function of decrypting an encrypted program and executing the decrypted program.

### Background Art

A variety of types of software have recently been contrived in accordance with the remarkable spread of computers and can be utilized as general-purpose software irrespective of a type of computer. However, an illegal copy of software is increasing and thus some measures have to be taken immediately to prevent an illegal copy.

As one measure to prevent software from being illegally copied, there is provided a copy prevention method wherein a software is encrypted and only an authorized user is informed of a decrypting program and the encrypted software is decrypted before execution.

The conventional encryption is performed mainly using a software conversion algorithm. The more complicated the conversion algorithm, the more difficult the decryption of software, however, it is actually very hard to create such an encryption algorithm. Further, the conventional encryption method has drawbacks in which a decrypting program itself is copied and the encrypted software is decrypted and the decrypted program is copied and used, and so on.

Stated another way, the copy of the software is prevented in the conventional system by a software method using a password. However, the software method is not an almighty measure and can not perfectly prevent an illegal copy. It is possible to completely copy the software. The complete copy can not be distinguished from the original.

The present invention has been developed in consideration of the above and its object is to provide an encrypted program executing apparatus capable of preventing an encrypted program from being copied and used.

### Disclosure of Invention

According to a first aspect of the present invention, there is provided an encrypted program executing apparatus for executing an encrypted program at least a part of which is encrypted, the apparatus comprising first memory means for storing a decrypting program, means for decrypting the encrypted program by using the decrypting program stored in the first memory means, second memory means for storing a program decrypted by the decrypting means, and means for inhibiting the decrypted program stored in the second memory means from being read out.

According to a second aspect of the present inven-

tion, there is provided an encrypted program according to the first aspect, in which the decrypting means comprises a CPU, formed in an LSI, for executing the decrypting program stored in the first storing means, and the second storing means comprises a cache memory formed in the LSI.

According to a third aspect of the present invention, there is provided an encrypted program according to the second aspect, in which the inhibiting means comprises a control register, formed in the LSI, to which an inhibit flag is set when the decrypting program is executed, and a cache function of the cache memory is inhibited if the inhibit flag is set in the control register.

According to a fourth aspect of the present invention, there is provided an encrypted program according to the second aspect, in which the inhibiting means comprises a flip-flop, formed in the LSI, to which an inhibit flag is set when the CPU executes an instruction to write the decrypted program into the cache memory, and a cache function of the cache memory is inhibited if the inhibit flag is set in the flip-flop.

According to a fifth aspect of the present invention, there is provided an encrypted program according to the second aspect, which further comprises means for inputting a program, third memory means for storing a specific information of the apparatus, and in which when the inputting means inputs a program including a password calculation program which is encrypted, the CPU decrypts the password calculation program, stores the decrypted password calculation program in the second memory means, calculates the password based on the specific information using the decrypted password calculation program, and compares the calculated password and a password input by a user.

According to a sixth aspect of the present invention, there is provided an encrypted program according to the second aspect, which further comprises means for inputting a program, and in which when the inputting means inputs a program including a copyright claiming program for displaying a copyright claiming message and a processing program at least a part of which is encrypted, the CPU decrypts the encrypted copyright claiming program and displays the copyright claiming message.

### Brief Description of Drawings

FIG. 1 is a block diagram showing a computer loaded with an encrypted program executing apparatus according to a first embodiment of the present invention;

FIG. 2 is a flowchart showing a sequence of execution of an encrypted program according to the first embodiment of the present invention;

FIG. 3 is a block diagram showing a computer loaded with an encrypted program executing apparatus according to a second embodiment of the present invention;

FIG. 4 is a flowchart showing a sequence of execu-

tion of an encrypted program according to the second embodiment of the present invention;

FIG. 5 is a block diagram showing a computer loaded with an encrypted program executing apparatus according to a third embodiment of the present invention;

FIG. 6 is a flowchart showing a sequence of execution of an encrypted program according to the third embodiment of the present invention;

FIG. 7 is a block diagram showing a computer loaded with an encrypted program executing apparatus according to a fourth embodiment of the present invention; and

FIG. 8 is a flowchart showing a sequence of execution of an encrypted program according to the fourth embodiment of the present invention.

### Best Mode of Carrying Out the Invention

A preferred embodiment of an encrypted program executing apparatus according to the present invention will now be described with reference to the accompanying drawings.

FIG. 1 is a block diagram of the whole configuration of a computer loaded with an encrypted program executing apparatus according to a first embodiment of the present invention. The computer comprises a one-chip microcomputer 10 and an external memory device 15. The one-chip microcomputer 10 comprises a CPU (Central Processing Unit) 11 for controlling the whole apparatus. The CPU 11 controls the operations of the respective circuits in the computer according to the programs stored in advance in an internal ROM (Read Only Memory) 12. The one-chip microcomputer 10 also comprises a cache memory 13 and a control register 14 for storing control data for controlling a cache function of the cache memory 13. The ROM 12 and cache memory 13 are connected to the CPU 11 through a system bus 16 formed of a data bus, address bus and control bus.

The cache memory 13 is so constituted that a cache function (purging and writing of data) for a storage area is inhibited or allowed in accordance with a set "1" or reset "0" of a flag stored in the control register 14 and corresponding to the storage area. When the cache function for a given area is inhibited, the data stored in the area can be resident data. The CPU 11 sets and resets the flag.

The system bus 16 of the one-chip microcomputer 10 is connected to the memory device 15 via an I/O buffer 17. A portion of the bus between the I/O buffer 17 and the memory device 15 is called an external bus. The memory device 15 stores two types of programs including an encrypted program which must be decrypted before execution and a non-encrypted program. The whole program is not necessarily encrypted, but it is sufficient that at least a part of the program is encrypted. The memory device 15 is not limited to a semiconductor memory device, but may be a memory card, hard disk drive and floppy disk drive. It is possible

to down load programs into the memory device 15 from a network.

When reading a program stored in the memory device 15, the CPU 11 performs a control operation in accordance with the program. A decrypting program is previously written in the ROM 12. When the encrypted program is read, the program is executed after an encrypted portion thereof is decrypted. The decrypted program is stored in the cache memory 13 as a resident file. If the program read from the memory device 15 is a non-encrypted program, the CPU 11 executes the program using a cache function for all areas of the cache memory 13. Since the I/O buffer 17 is connected between the system bus 16 and the external bus (memory device 15), the contents of the ROM 12 including the decrypting program cannot be read out of the one-chip microcomputer 10.

An operation of executing an encrypted program in the computer loaded with an encrypted program executing apparatus having the above configuration according to the first embodiment, will now be described.

FIG. 2 is a flowchart showing a process of executing the encrypted program in the computer loaded with the encrypted program executing apparatus according to the first embodiment.

At step S11, an encrypted program which must be decrypted is loaded into the memory device 15. A part or whole of the program is encrypted irrespective of command and data and information indicative of an encrypted program is added to the header of the program or the like. Based on the information added to the header or the like, the CPU 11 determines that the program read out from the memory device 15 is an encrypted program.

At step S12, the encrypted part of the read program is taken into the CPU 11. At step S13, the encrypted part is decrypted.

When the encrypted part of the program is taken into the CPU 11, the encrypted part is decrypted in accordance with the decrypting program stored in the ROM 12. The decrypted program is written into the cache memory 13 at step S14.

As described above, since the contents of the ROM 12 cannot be read out to the external bus, it is unlikely that the algorithm of the decrypting program will be analyzed by a third party.

After the encrypted part of the encrypted program is decrypted and this decrypted program is written into the cache memory 13, a cache inhibit flag stored in the control register 14 and controlling a cache function, such as a data purge of a storage area of the memory 13 where the decrypted program is written, is set at step S13. Therefore, the decrypted program is inhibited from being read out to the external bus.

The decrypted program written to the cache function inhibition area of the cache memory 13, is combined with a non-encrypted part of the encrypted program loaded in the memory device 15. The combined program is executed by the CPU 11 (step S16).

Of the encrypted program loaded in the memory device 15, the encrypted part is decrypted and stored in the cache memory 13 as a resident file, whereas the non-encrypted part is executed through a normal cache function using the remaining part of the cache memory 13.

When the encrypted program need not be executed, the decrypted part stored in the cache memory 13 is erased, and the cache function inhibition flag set in the control register 14 in accordance with the storage area corresponding of the decrypted program is reset to release the cache function inhibition.

According to a computer loaded with the encrypted program executing apparatus according to the first embodiment, the encrypted part of the encrypted program loaded in the memory device 15 is taken in the one-chip microcomputer 11 and is decrypted based on the decrypting program stored in advance in the ROM 12 which cannot be read out to the external bus. The decrypted program is written in the cache memory 13, and a flag stored in the control register 14 and corresponding to the storage area of the decrypted program is set, thereby inhibiting the cache function of the storage area and decrypted program from being read out to the external bus. The decrypted program stored in the cache memory 13 and the non-encrypted program stored in the memory device 15 are combined and executed by the CPU 11. Therefore, the conventional drawbacks wherein the decrypting program itself is copied and the encrypted program is decrypted or the decrypted program is copied and used, can be eliminated by a simple modification to the configuration of the computer.

When an encrypted program is decrypted by its dedicated decrypting program in a specific computer, an encrypted program executing apparatus with high reliability, which prevents the decrypting program or decrypted program from being read out by a third party, can be provided.

In the above embodiment, when the decrypted program is written to the cache memory 13, the cache function in its storage area is inhibited by the control register 14, and the decrypted program is inhibited from being sent out to the external bus. If, as in an encrypted program executing apparatus according to a second embodiment of the present invention shown in FIGS. 3 and 4, an instruction (enforced write instruction) to write a decrypted program to the cache memory 13 and simultaneously to add a cache inhibition flag is included in the system program of a CPU 21, the foregoing control register 14 for inhibiting the cache function and releasing the inhibition is unnecessary, thus making it more difficult to read out the decrypted program.

Other embodiments of the encrypted program executing apparatus according to the present invention will be described.

FIG. 3 is a block diagram of the whole configuration of a computer loaded with an encrypted program executing apparatus according to a second embodiment of

the present invention. The computer comprises a one-chip microcomputer 20 and an external memory device 25. The one-chip microcomputer 20 comprises a CPU 21 for controlling the whole apparatus. The CPU 21 controls the operations of the respective circuits in the computer according to the programs stored in advance in an internal ROM 22. The one-chip microcomputer 20 also comprises a cache memory 23 and a flip-flop 27 for storing control data for controlling a cache function of the cache memory 23. The ROM 22 and cache memory 23 are connected to the CPU 21 through a system bus 26 formed of a data bus, address bus and control bus.

The cache memory 23 is so constituted that a cache function (purging and writing of data) for a predetermined storage area is inhibited when the data is written into the storage area by the CPU 21 with an enforced write instruction. The flip-flop 27 is provided in correspondence with the predetermined storage area of the cache memory 23 into which the data is written under the enforced write instruction. Therefore, when the CPU 21 writes data into the cache memory 23 under the enforced write instruction, the flag is set in the flip-flop 27 so that the cache function of the cache memory 23 is inhibited. When the cache function is inhibited, the data in the cache memory 23 can be resident data.

The system bus 26 of the one-chip microcomputer 20 is connected to the memory device 25 via an I/O buffer 28. A portion of the bus between the I/O buffer 27 and the memory device 25 is called an external bus. The memory device 25 stores two types of programs including an encrypted program which must be decrypted before execution and a non-encrypted program. The whole program is not necessarily encrypted, but it is sufficient that at least a part of the program is encrypted. The memory device 25 is not limited to a semiconductor memory device, but may be a memory card, hard disk drive and floppy disk drive. It is possible to download programs into the memory device 25 from a network.

When reading a program stored in the memory device 25, the CPU 21 performs a control operation in accordance with the program. A decrypting program is previously written in the ROM 22. When the encrypted program is read, the program is executed after an encrypted portion thereof is decrypted. The decrypted program is stored in the cache memory 23 as a resident file. If the program read from the memory device 25 is a non-encrypted program, the CPU 21 executes the program using a cache function for all areas of the cache memory 23. Since the I/O buffer 28 is connected between the system bus 26 and the external bus (memory device 15), the contents of the ROM 22 including the decrypting program cannot be read out of the one-chip microcomputer 20.

An operation of executing an encrypted program in the computer loaded with an encrypted program executing apparatus having the above configuration according to the second embodiment, will now be described.

FIG. 4 is a flowchart showing a process of execut-

ing the encrypted program in the computer loaded with the encrypted program executing apparatus according to the second embodiment.

At step S21, an encrypted program which must be decrypted is loaded into the memory device 25. A part or whole of the program is encrypted irrespective of command and data and information indicative of an encrypted program is added to the header of the program or the like. Based on the information added to the header or the like, the CPU 21 determines that the program read out from the memory device 25 is an encrypted program.

At step S22, the encrypted part of the read program is taken into the CPU 21. At step S23, the encrypted part is decrypted.

When the encrypted part of the program is taken into the CPU 21, the encrypted part is decrypted in accordance with the decrypting program stored in the ROM 22. The decrypted program is written into a predetermined storage area of the cache memory 23 at step S24. This data writing is performed by an enforced write instruction of the CPU 21 and a cache inhibiting flag is set in the flip-flop 27 as well as the data writing so that the decrypted program is prevented from being read out to the external bus.

As described above, since the contents of the ROM 22 cannot be read out to the external bus, it is unlikely that the algorithm of the decrypting program will be analyzed by a third party.

The decrypted part of the encrypted program which is written into the cache inhibiting area of the cache memory 23 is combined with a non-encrypted part of the encrypted program loaded in the memory device 25. The combined program is executed by the CPU 21 (step S25). Of the encrypted program loaded in the memory device 15, the encrypted part is decrypted and stored in the cache memory 23 as a resident file, whereas the non-encrypted part is executed through a normal cache function using the remaining part of the cache memory 23.

When the encrypted program need not be executed, the cache function inhibition flag set in the flip-flop 27 is reset and the decrypted program stored in the cache memory 23 is erased.

According to a computer loaded with the encrypted program executing apparatus according to the second embodiment, the encrypted part of the encrypted program loaded in the memory device 25 is taken in the one-chip microcomputer 20 and is decrypted based on the decrypting program stored in advance in the ROM 22 which cannot be read out to the external bus. The decrypted program is written in the cache memory 23 under the enforced write instruction, and a flag for inhibiting the cache function of the storage area of the cache memory 23 is set in the flip-flop 27. The decrypted program stored in the cache memory 23 and the non-encrypted program stored in the memory device 25 are combined and executed by the CPU 21. Therefore, the conventional drawbacks wherein the decrypting pro-

gram itself is copied and the encrypted program is decrypted or the decrypted program is copied and used, can be eliminated by a simple modification to the configuration of the computer.

The present embodiment uses the flip-flop 27 for storing the cache inhibit flag instead of the control register 14 of the first embodiment. The control register 14 may be accessed from the outside and the cache inhibit flag may be reset. However, the flip-flop 27 cannot be accessed from the outside.

As described above, the prior art has a drawback in that the dead copy cannot be distinguished from the original program. Hereinafter described is a third embodiment which checks an illegal execution of an illegal copy of the program by using a specific data of the device executing the program.

FIG. 5 is a block diagram of the whole configuration of a computer loaded with an encrypted program executing apparatus according to a third embodiment of the present invention. The computer comprises a one-chip microcomputer 30 and an external memory device 35. The one-chip microcomputer 30 comprises a CPU 31 for controlling the whole apparatus. The CPU 31 controls the operations of the respective circuits in the computer according to the programs stored in advance in an internal ROM 32. The one-chip microcomputer 30 also comprises a cache memory 33, a nonvolatile memory 34 for storing a specific data of the device, such as a serial number of the computer and a flip-flop 37 for storing control data for controlling a cache function of the cache memory 33. The ROM 32, cache memory 33 and nonvolatile memory 34 are connected to the CPU 31 through a system bus 36 formed of a data bus, address bus and control bus.

The cache memory 33 is so constituted that a cache function (purging and writing of data) for a predetermined storage area is inhibited when the data is written into the storage area by the CPU 31 with an enforced write instruction. The flip-flop 37 is provided in correspondence with the predetermined storage area of the cache memory 33 into which the data is written under the enforced write instruction. Therefore, when the CPU 31 writes data into the cache memory 33 under the enforced write instruction, the flag is set in the flip-flop 37 so that the cache function of the cache memory 33 is inhibited. When the cache function is inhibited, the data in the cache memory 33 can be resident data.

The system bus 36 of the one-chip microcomputer 30 is connected to the memory device 35 via an I/O buffer 38. A portion of the bus between the I/O buffer 37 and the memory device 35 is called an external bus. The memory device 35 stores a software program purchased from a software company (at least a part of which is encrypted), a password determined by the software company at the time of purchase and an encrypted comparison program. The memory device 35 is not limited to a semiconductor memory device, but may be a memory card, hard disk drive and floppy disk drive. It is possible to download programs into the

memory device 35 from a network.

When reading a program stored in the memory device 35, the CPU 31 performs a control operation in accordance with the program. A decrypting program is previously written in the ROM 32. When the encrypted program is read, the program is executed after an encrypted portion thereof is decrypted. The decrypted program is stored in the cache memory 33 as a resident file. If the program read from the memory device 35 is a non-encrypted program, the CPU 31 executes the program using a cache function for all areas of the cache memory 33. Since the I/O buffer 38 is connected between the system bus 36 and the external bus (memory device 35), the contents of the ROM 32 including the decrypting program cannot be read out of the one-chip microcomputer 30.

An operation of checking an execution of an illegal copy of the software in the computer loading an encrypted program executing apparatus having the above configuration according to the third embodiment, will now be described with reference to a flowchart shown in FIG. 6.

As shown in step S31, the user informs the software company or the software shop of the serial number of the computer as the specific data at the time of purchasing the software.

At step S32, the software company or the software shop determines a password based on the serial number by using a predetermined program and informs the user of the password. In fact, the password is written in the software program which is purchased by the user. The purchased program also contains a comparison program (function thereof will be described later) including the above-mentioned predetermined program in an encrypted form.

When the software is utilized, as shown in step S33, the software is installed in the memory device 35 and starts.

Immediately after the start of the program, at step S34, the encrypted comparison program in the software program is taken into the one-chip microcomputer 30 and decrypted by means of the decrypting program stored in the ROM 32. The decrypted comparison program is stored in the cache memory 33 as a resident file.

When the comparison program starts, a message for prompting the user to input a password is displayed at step S35.

When the password is input, the specific data in the memory 34 is calculated in accordance with the predetermined program to obtain a password at step S36. The calculated password is compared with the input password. Since the password is calculated based on the specific data, it is possible to verify the input password, i.e., that the user executing the software is a purchaser of the software by referring to the specific data. The password is not necessarily input by the user but can be automatically read from the memory 35.

If the verification is affirmed, the software is nor-

mally executed at step S37. If the verification is not affirmed, the execution of software is inhibited at step S38.

According to the third embodiment, the serial number as the specific data of the computer and the password obtained from the serial number are necessary to execute a software. It is inhibited that the software is executed by a hardware other than that which is registered at the time of purchase of the software. The illegal copy of the software can be prevented in a simple hardware. Since the comparison program including the predetermined program calculating the password is decrypted, the password is never calculate even if the serial number is known.

The specific data is not limited to the serial number. In the case of an electronic notebook, the name of the owner is registered. Therefore, the owner name can be the specific data.

The above description is made for a case in which a user purchases a software package at the shop. It is possible to down load the software program from a communication network. For example, a desired software is cited in a home page of the software company in the internet. The user of the network issues an order for the software. The order list is added with the owner name of the hardware or the card. A password is calculated in accordance with the owner name. When the order is completed, the software is down loaded into the memory device 35. At the time of down load of software, a password is encrypted and the encrypted password is attached to the software. If the down loaded program is to be installed into a hardware, the comparison program starts to check the owner name of the hardware. Therefore, if the down loaded program is to be installed into another hardware, the comparison program issues an NG result so that the illegal install is prevented. Due to this system, the user is not aware of the comparison program.

Hereinafter described is a fourth embodiment as a countermeasure for an illegal dead copy of the program.

FIG. 7 is a block diagram of the whole configuration of a computer loaded with an encrypted program executing apparatus according to the fourth embodiment of the present invention. The one-chip microcomputer 40 comprises a CPU 41 for controlling the whole apparatus. The CPU 41 controls the operations of the respective circuits in the computer according to the programs stored in advance in an internal ROM 42. The one-chip microcomputer 40 also comprises a cache memory 43, a display controller 44 and a flip-flop 47 for storing control data for controlling a cache function of the cache memory 43. The ROM 42, cache memory 43 and display controller 44 are connected to the CPU 41 through a system bus 46 formed of a data bus, address bus and control bus.

The cache memory 43 is so constituted that a cache function (purging and writing of data) for a predetermined storage area is inhibited when the data is written into the storage area by the CPU 41 with an

enforced write instruction. The flip-flop 47 is provided in correspondence with the predetermined storage area of the cache memory 43 into which the data is written under the enforced write instruction. Therefore, when the CPU 41 writes data into the cache memory 43 under the enforced write instruction, the flag is set in the flip-flop 47 so that the cache function of the cache memory 43 is inhibited. When the cache function is inhibited, the data in the cache memory 43 can be resident data.

The system bus 46 of the one-chip microcomputer 40 is connected to an external ROM 45 via an I/O buffer 48. A portion of the bus between the I/O buffer 48 and the external ROM 45 is called an external bus. The external ROM 45 stores a software program purchased from a software company (at least a part of which is encrypted) and a copyright claiming program which is also encrypted. The external ROM 45 is not limited to a semiconductor memory device, but may be a memory card. It is possible to download programs into the external ROM 45 from a network.

When reading a program stored in the external ROM 45, the CPU 41 performs a control operation in accordance with the program. A decrypting program is previously written in the ROM 42. When the encrypted program (the copyright claiming program and at least part of the software program) is read, the program is executed after an encrypted portion thereof is decrypted. The decrypted program is stored in the cache memory 43 as a resident file. If the program read from the external ROM 45 is a non-encrypted program, the CPU 41 executes the program using a cache function for all areas of the cache memory 43. Since the I/O buffer 48 is connected between the system bus 46 and the external bus (external ROM 45), the contents of the ROM 42 including the decrypting program cannot be read out of the one-chip microcomputer 40.

A software execution procedure of the computer loading an encrypted program executing apparatus having the above configuration according to the fourth embodiment, will now be described with reference to a flowchart shown in FIG. 8.

When the software starts at step S41, the encrypted copyright claiming program is taken into the one-chip microcomputer 40 and decrypted by means of the decrypting program stored in the ROM 42 as shown in step S42. The decrypted copyright claiming program is stored in the cache memory 43 as a resident file.

When the copyright claiming program starts at step S43, a copyright claiming message, for example, "Super Software Ver. 2.0, Copyright CASIO Co., Ltd." is displayed on the display 47.

Then, the software is normally executed at step S44.

According to the fourth embodiment, the user can know the copyright of the software and recognize that the illegal copy of the software infringes the copyright before the execution of the software.

It is not possible to copy the software excluding the copyright claiming program in order to turn off the copy-

right claiming message due to the following reason. Since not only the copyright claiming program but also a part of the program necessary for the execution of the software are encrypted, it is not possible to delete the encrypted portion. Further, the encrypted portion cannot be decrypted similarly in the above embodiments. Therefore, it is not possible to turn off the copyright claiming message.

#### Industrial Applicability

According to the encrypted program executing apparatus of the present invention, the program decrypted by the decrypting program is stored in a memory. The decrypted program is inhibited from being read out and then from being copied. The specific information of the apparatus and an identification information which is deviated from the specific information and is given to a legal user of the encrypted program are verified so that the execution of the encrypted program is allowed/inhibited and an illegal usage of the encrypted program is inhibited.

Various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents. For example, the embodiments can be combined with one another.

#### Claims

1. An encrypted program executing apparatus for executing an encrypted program at least a part of which is encrypted, the apparatus comprising:

first memory means for storing a decrypting program;

means for decrypting the encrypted program by using the decrypting program stored in said first memory means;

second memory means for storing a program decrypted by said decrypting means; and  
means for inhibiting the decrypted program stored in said second memory means from being read out.

2. The encrypted program executing apparatus according to claim 1, in which

said decrypting means comprises a CPU, formed in an LSI, for executing the decrypting program stored in said first storing means, and said second storing means comprises a cache memory formed in the LSI.

3. The encrypted program executing apparatus according to claim 2, in which said inhibiting means comprises a control register, formed in the LSI, to which an inhibit flag is set when said decrypting program is executed, and a cache function of said

cache memory is inhibited if the inhibit flag is set in said control register.

4. The encrypted program executing apparatus according to claim 2, in which said inhibiting means comprises a flip-flop, formed in the LSI, to which an inhibit flag is set when said CPU executes an instruction to write the decrypted program into the cache memory, and a cache function of said cache memory is inhibited if the inhibit flag is set in said flip-flop.

5. The encrypted program executing apparatus according to claim 1, which further comprises:


means for inputting a program;  
third memory means for storing a specific information of the apparatus, and in which

when said inputting means inputs a program including a password calculation program which is encrypted, said CPU decrypts the password calculation program, stores the decrypted password calculation program in said second memory means, calculates the password based on the specific information using the decrypted password calculation program, and compares the calculated password and a password input by a user.


6. The encrypted program executing apparatus according to claim 1, which further comprises means for inputting a program, and in which

when said inputting means inputs a program including a copyright claiming program for displaying a copyright claiming message and a processing program at least a part of which is encrypted, said CPU decrypts the encrypted copyright claiming program and displays the copyright claiming message.







**FIG.1**




**FIG.3**




**FIG.2**



**FIG.4**



**FIG.5**

**FIG.6**





FIG.7



**FIG.8**

## INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP96/01051

<b>A. CLASSIFICATION OF SUBJECT MATTER</b>		
Int. Cl <sup>6</sup> G06F9/06, 12/14, G09C1/00		
According to International Patent Classification (IPC) or to both national classification and IPC		
<b>B. FIELDS SEARCHED</b>		
Minimum documentation searched (classification system followed by classification symbols)		
Int. Cl <sup>6</sup> G06F9/06, 12/14, G09C1/00		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Jitsuyo Shinan Koho 1979 - 1996		
Kokai Jitsuyo Shinan Koho 1972 - 1994		
Toroku Jitsuyo Shinan Koho 1994 - 1996		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)		
<b>C. DOCUMENTS CONSIDERED TO BE RELEVANT</b>		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	JP, 4-268924, A (Hitachi, Ltd.),	1
Y	September 24, 1992 (24. 09. 92) (Family: none)	2, 5, 6
A		3, 4
A	JP, 59-212954, A (Toshimi Onodera),	1 - 6
	December 1, 1984 (01. 12. 84) (Family: none)	
A	JP, 3-148734, A (Toshiba Corp., Sord K.K.),	2 - 6
	June 25, 1991 (25. 06. 91) (Family: none)	
Y	JP, 59-229646, A (Fanuc Ltd.),	5
	December 24, 1984 (24. 12. 84) (Family: none)	
Y	JP, 4-287124, A (Daikin Industries, Ltd.),	5
	October 12, 1992 (12. 10. 92) (Family: none)	
Y	JP, 5-47854, B2 (The Magnavox Co., N.V.	6
	Philips' Gloeilampenfabrieken),	
	July 19, 1993 (19. 07. 93)	
	& EP, 80244, A2 & US, 4442486, A	
<input checked="" type="checkbox"/> Further documents are listed in the continuation of Box C. <input type="checkbox"/> See patent family annex.		
* Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family		
Date of the actual completion of the international search		Date of mailing of the international search report
May 9, 1996 (09. 05. 96)		May 21, 1996 (21. 05. 96)
Name and mailing address of the ISA/ Japanese Patent Office		Authorized officer
Facsimile No.		Telephone No.

Form PCT/ISA/210 (second sheet) (July 1992)



## INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP96/01051

## C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
	& US, 4454594, A & CA, 1183276, A1 & AT, 25474, E & HK, 40288, A & SG, 15588, A	
Y	JP, 5-210497, A (Sega Enterprises, Ltd.), August 20, 1993 (20. 08. 93) (Family: none)	6
X	IEICE Transactions, J70-D(1) (1987)	1
Y	Ryoichi Mori, Shuichi Tashiro "Proposal of the Software Service System (SSS)", p. 70-81	2, 5, 6
A		3, 4

Form PCT/ISA/210 (continuation of second sheet) (July 1992)

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER: \_\_\_\_\_**

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**